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⑷采用具有网络连接功能的基于 ARM Cortex-M3 架构的微控制器作为远端
站的核心，在获得高性能数据运算处理和网络通信能力的同时简化了电路设计；
采用 FreeRTOS 作为嵌入式操作系统使得系统在软件设计方面更灵活。 
⑸采用 FPGA 作为合并单元的核心，并用 Handle-C 作为其硬件描述语言。







































Researches and applications on digital power substation have drawn more and more 
attentions from scholars and engineers. Trials on digital power substations have been 
taken within domestic power networking system. Traditional old high current sensors 
using electromagnetic mutual inductance technology, which have disadvantages such 
as susceptible to high voltage breakdown, easy to saturate, etc, are being taken place 
by new electronic current transformers. Electronic current transformers have features 
like fast responding to power line current change, high sampling accuracy, high 
breakdown voltage, intelligence and networking. They have been deployed widely 
abroad and reach the goal of implementing intelligent primary devices, networking 
secondary devices, automation of management, interactive operation between 
different devices. All of these have increased the efficiency of operations, the 
accuracy of measuring data and the stability of power system. Therefore, it is of 
importance to study and design digital electronic current transformers with 
independent intellectual property. 
 In this paper, the fundamentals and architectures of fiber optical electronic 
current transformer have been studied and analyzed, including the remote station and 
the merging unit. The primary contributions are as follows: 
⑴A low noise pre-amplifier with dc-offset canceling feature is put forward, 
which can recover the alternating light density changing buried in a high constant 
light background with very high accuracy, very low phase error and fast transient 
response time.  
⑵A guard ring technology is introduced which can lower the leakage current on 
PCB and higher the measurement accuracy. 
⑶A switching power supply noise reduction technology is illustrated, which can 
meet the strict specifications on the power supply noise in high accuracy measurement 
circuit system while still maintain features such as light weight, high efficiency, etc. 
⑷Use ARM Cortex-M3 based controller as the core of the remote station in order 
















embedded system is deployed, which makes the coding very flexible and robust. 
⑸A FPGA is employed in merging unit to enlarge the parallel data processing 
capacity. Use Handle-C as the hardware description language can speed up the design 
process and make the structure of FPGA clearer and tighter.  
The testing result in State Grid Wuhan High Voltage Institute showed that the 
fiber optical electronic current transformer discussed in this paper met the 0.2S 
national standard and has the value of popularization and application. 
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第 1 章 绪论 
1 
 













































化变电站的典型结构包括四层设备和三个网络[1]，如图 1.1 所示。 
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